## 4/27/23,7:37 PM 85 & 8086 mp MCQ Quiz

Blank Quiz	
Practice MCQ test before CA4	
Switch account	
$\otimes$	
* Indicates required question	
Emai <b>l *</b>	
Record as the email to be included with my response	
The content of "HL" register pair is 204Ah. What will be the content of "HL" 1 po register pair after executing the instruction DAD H.	int
Planded from: physicsteach	er.
O 4094h	
O 2096h	
To initiate DMA data transfer the signal to be sent to the CPU is 1 po	int
READY	
O INTR	
O HOLD	
O None of these	



C	READY signal in 8085 is useful when the CPU communicates with	1 point
	slow peripheral device	
	A fast peripheral device	
	A DMA controller chip	
	A PPI chip	
	Which interrupt has the highest priority?	1 point
	O INTR	
	○ TRAP	
	RST6.5	
	RST7.5	
W	nloaded from: physicstead	cher.i
	In 8085 name the 16 bit registers?	1 point
	Stack pointer	
	O Program counter	
	O None of these	
	In an 8085, after the execution of XRA A instruction	1 point
	The carry flag is set	
	The accumulator contains FFH	
	The content of accumulator is shifted by one	
:	The zero flag is set	

4/21/25, 1	The number of flags of the 8085 microprocessor is	1 point	
	O 6		
	O 5		
	O 4		
	O 3		
	Why 8085 processor is called an 8 bit processor?	1 point	
	Because 8085 processor has 8 bit ALU.		
	Because 8085 processor has 8 bit data bus.		
	○ A & B.		
	None of these.		
WC	nloaded from: physicsteac	cher.	1
	Which stack is used in 8085?	1 point	
	○ FIFO		
	LIFO		
	O FILO		
	O LILO		
	Accumulator is	1 point	
	Counter		
	Register		
	C Keyboard		
:	None		

The contents of Program Counter (PC), when the processor is 2FFF H location, will be	s reading from 1 point
○ 2FFE H	
○ 2FFF H	
○ 3000 H	
○ 3001 H	
In 8085A microprocessor ALE signals made high to	1 point
Enable the data bus to be used as low order address bus	
To latch data D0-D7 from data bus	
O To disable data bus	
O To achieve all the functions listed above nloaded from: physic	esteache
What does microprocessor speed depends on?	1 point
Clock	
O Data bus width	
Address bus width	
None	



8	The number of register pairs of 8085 microprocessor are	1 point
	O 3	
	O 4	
	O 2	
	O 5	
	PSW in the 8085 microprocessor is a	1 point
	8-bit register	
	16-bit register	
	4-bit register	
	32-bit register	
)WC	nloaded from: physicsteac	her.i
	The address lines required for 16K byte memory chip are	1 point
	O 13	
	O 14	
	O 15	
	O 16	
	In 8085 the addressable memory is	1 point
	O 64kB	
	○ 1MB	
	○ 4kB	
:	○ 16kB	

4/2//23, /	SP (stack pointer) register holds the	UIZ 1 point
	Base address of stack	
	Address of stack top	
	Address of the instruction to be fetched	
	O None of these	
	MOV A, M is executed by	1 point
	1 machine cycle	
	3 machine cycle	
	4 machine cycle	
	2 machine cycle	
	nloaded from: physicstead	cher.i
	When PUSH instruction is executed, the stack pointer register is	1 point
	O decremented by two	
	incremented by two	
	O decremented by one	
	incremented by one	
	The program counter(PC) in a microprocessor	1 point
	keeps the address of the next instruction to be fetched	
	ounts the number of instructions being executed on the microprocessor	
	ount the number of program being executed on the microprocessor	
•	ounts the number of interrupts handled by the microprocessor	

4/21/20, 1	The BSR mode in 8255 is used with one of the following	1 point
	O port A	
	O port B	
	O port C	
	onone of these	
	what are the conditions that BIU can suspend fetching instruction?	1 point
	current instruction requires access to memory or I/O port	
	a transfer control (jump or call) instruction occurs	
	transfer queue is full	
	one of these	
WC	nloaded from: physicsteac	cher.i
	Machine cycles in "CALL" instruction are	1 point
	O 6	
	O 5	
	O 4	
	PSW(program status word) is aregister	1 point
	8 bits	
	16 bits	
	20 bits	
:	O 32 bits	

./27/23, 7:3	The call location for TRAP interrupt is	UIZ 1 point
	O 0000 h	
	O020h	
	O024h	
	O034h	
	In DMA operation,data transfer takes place between	1 point
	Memory and CPU	
	CPU and I/O	
	I/O and Memory	
	O different CPUs	
)W	nloaded from: physicsteac	
	When a subroutine is called ,the address of the instruction next to "CALL" is saved in	1 point
	Stack pointer register	
	o program counter	
	○ stack	
	O PSW	



the vector address corresponding to software interrupt RST7 in 8085 is	1 point
O 0017h	
O 0027h	
O 0038h	
O700h	
The CWR address of 8255 PPI connected to 8085 is FBh, what will be the address for Port-A?	1 point
○ F8h	
O FAh	
O FCh	
O F9h nloaded from: physicstea	iche
OUT 02 H is executed by	1 point
one machine cycle	
two machine cycle	
three machine cycle	
of four machine cycle	



15 a DMA request is cent a the microproposes with a high signs	Q QUIZ
If a DMA request is sent o the microprocessor with a high signation, the microprocessor acknowledges the request	II to the HOLD 1 point
after completing the present cycle	
immediately after receiving the signal	
after completing the program	
onone of these	
The stack and stack pointer	1 point
oboth reside in memory	
oboth reside in CPU	
of former reside in memory and the later in CPU	
o none of these wnloaded from: physics	steacher.
The addressing mode of the instruction LDAX B is	1 point
direct	
o register indirect	
o implicit	
immediate	



The	35 & 8086 mp // CQ Quiz instruction PCHL
0	stores the content of HL pair to a specified memory location
0	copies the content of HL pair to the program counter
0	stores the content of HL pair to accumulator
0	exchanges the content of HL pair with the program counter
Whi ban	ch of the following signals indicates an 8-data transfer from odd address 1 point k?
0	A0=0 and BHE=0
0	A0=1 and BHE=1
0	A0=0 and BHE=1
o /nl	oaded from: physicsteacher
	ngle instruction to clear the higher four bits of the accumulator in 8085 1 point roprocessor is
0	XRI 0FH
0	ANI F0H
0	ANI 0FH
0	XRI F0H



Which one of the following is not a NON-Maskable interrupt of 80 microprocessor?	085 1 point
○ TRAP	
O INTR	
O RST 7.5	
O RST 3	
Length of physical address in 8086 is	1 point
O 16 bit	
O 4 bit	
O 24 bit	
wnloaded from: physics	steacher.
The 8051 microcontroller has	1 point
The 8051 microcontroller has  128 bytes on chip RAM	1 point
	1 point
128 bytes on chip RAM	1 point
<ul><li>128 bytes on chip RAM</li><li>8 K bytes on chip ROM</li></ul>	1 point

This form was created inside of RCC Institute of Information Technology. Report Abuse

## Google Forms

